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Abstract
The related economic goals of test generation are quite important for software industry. 
Manufacturers ever seeking to increase their productivity need to avoid malfunctions at the 
time of system specification: the later the defaults are detected, the greater the cost is. 
Consequently, the development of techniques and tools able to efficiently support engineers 
who are in charge of elaborating the specification constitutes a major challenge whose fallout 
concerns not only sectors of critical applications but also all those where poor conception 
could be extremely harmful to the brand image of a product. 
This article describes the design and implementation of a set of tools allowing software 
developers to validate UML (the Unified Modeling Language) specifications. This toolset 
belongs to the AGATHA environment, which is an automated test generator, developed at 
CEA/LIST. 
The AGATHA toolset is designed to validate specifications of communicating concurrent 
units described using an EIOLTS formalism (Extended Input Output Labeled Transition 
System). The goal of the work described in this paper is to provide an interface between 
UML and an EIOLTS formalism giving the possibility to use AGATHA on UML 
specifications.
In this paper we describe first the translation of UML models into the EIOLTS formalism, 
and the translation of the results of the behavior analysis, provided by AGATHA, back into 
UML. Then we present the AGATHA toolset; we particularly focus on how AGATHA 
overcomes several problems of combinatorial explosion. We expose the concept of symbolic 
calculus and detection of redundant paths, which are the main principles of AGATHA’s
kernel. This kernel properly computes all the symbolic behaviors of a system specified in 
EIOLTS and automatically generates tests by way of constraint solving. Eventually we apply 
our method to an example and explain the different results that are computed.
Keywords : UML specification, automated test generation, symbolic calculus. 
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1 Introduction 
Formal methods allow system analysis and test generation from specifications. This provides 
an early feedback on a system’s behavior. The economic goal of this specification analysis 
step is considerable, as it simultaneously reduces cost and time of validation, while 
increasing system reliability. But these formal techniques are generally quite complex: this is 
why such techniques have not, at this time, penetrated the industrial domain. Therefore, it is 
crucial to provide tools in which these techniques are automated. 
It is also well known that the difficulty of analyzing a system depends on the “quality” of the 
specification. That’s why it’s crucial to observe a few rules while specifying a system. 
Because general UML models still have a lot of points with variable, open or undefined 
semantics [1], formal analysis requires respecting modeling rules and some UML 
specialization. These specializations are attached or dedicated to the European project AIT-
WOODDES [2]. 
Methods and tools have been developed to analyze systems using their specification (in order 
to prevent unexpected behaviors) and to generate tests (to guarantee the fitness of the 
implementation to the model). Tools such as AGATHA generate test sets allowing to 
validate that the software implementation is conformant to its specification (black box 
testing). As it also generates a symbolic execution tree, AGATHA allows deep investigation 
into the system’s behaviors. To produce these results AGATHA has to deal with 
combinatorial explosion. We will see in the second part of this paper how AGATHA 
overcomes this problem. The AGATHA toolset is a melting-pot of different techniques, as in 
[3]. The kernel is based on symbolic calculus, detection of interleaving, constraint solving, 
rewriting procedures, polyhedral calculus... Like [4], the AGATHA toolset generates a set of 
tests for UML statecharts, but it does not need test requirements to compute an exhaustive 
symbolic path coverage. Note there are also several differences on the UML semantics used 
in the Hartmann’s tool and in the tool presented here. 
The first step of our work is to develop an interface between UML and the A-EIOLTS 
(AGATHA Extended Input Output Labeled Transition System) language used by AGATHA, 
being especially careful to respect the peculiarities of the semantics of each language. We 
implemented the resulting translation algorithms in the Objecteering UML modeling tool [5]. 
Formal validation of specification as well as software testing usually require high skills, time 
and staff. In this paper, we discuss the new features added to AGATHA in order to use it in a 
transparent way and to exhaustively compute the behaviors of the specification. 
We wish to promote an incremental way of elaborating a specification. As will be 
demonstrated, the toolset helps engineers in formally validating the developed systems at any 
step. We would like to insist on the transparency of using AGATHA to validate a UML 
specification. Thanks to the complete automation of AGATHA techniques, developers will 
be able to validate a specification while staying in the UML CASE tool used for modeling 
and then also generate tests for the implementation. 
2 Transcription UML models to A-EIOLTS 
We connect the AGATHA toolset to the environment of the AIT-WOODDES project that 
offers a method for designing UML specification, an automatic code generator and validation 
tools. In this context we generate tests for UML models designed with the ACCORD 
methodology [6]. The accepted UML models are designed with class diagrams. Each class 
should have one or more statechart diagram that represents its dynamic behavior. 
Collaboration diagrams are used to model interactions between instances of classes. The 
results provided by AGATHA will be turned into UML sequence diagrams. 
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2.1 Two step process transcription 
The translation from UML to A-EIOLTS is a two-step process. First, the UML specification 
is checked against consistency rules to verify that the translation modules will be able to 
translate the specification to A-EIOLTS; this module also transforms the UML model into 
another UML model, of equivalent semantics, but using only a restricted set of UML’s
elements. A second module then translates this restricted UML into an A-EIOLTS file. In the 
following sections we only describe the second-step translator. 
Another module can analyze the resulting file and bring the results back into the 
Objecteering CASE tool, for instance animating the statecharts to show the execution of the 
state machines for the objects involved in a given test case (see Fig.1). 
The subset of UML that is used is designed to achieve the same level of simplicity in the 
description of the state machines than the A-EIOLTS input language of AGATHA. The 
second step converts the “simplified UML” into the A-EIOLTS file proper. 
In this project, class diagrams are used to represent the classes involved, a collaboration 
diagram shows the messages exchanged by the different instances of these classes, and for 
each class a state machine and its state diagrams show the behavior of the objects. Sequence 
diagrams can be used as a feedback to represent the different possible tests provided by 
AGATHA. 
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Fig.1 – Interfacing UML modeling and AGATHA 
2.2 Active objects 
UML defines a category of objects called active objects. Each active object has its own 
processing resource (typically, they have their own task, process or thread). As a result, 
active objects can run concurrently with others. They are opposed to passive objects, which 
have their own data but are carried out only when there are called by an active object that 
lends its thread to the passive object in order to execute the requested action. 
Active objects, when associated with a UML state machine, have an event queue that allows 
them to store incoming events until the state machine is able to handle them. In this project, 
the translated models must contain only active objects.
2.3 AGATHA’s input language 
We describe here only the general principles of A-EIOLTS. This formalism is inspired of a 
simplified version of the ESTELLE language [7]. 
TRANS 
FROM state1 
TO state2 
WHEN input(x) 
PROVIDED x > 0 
OUPTUT ok 
BEGIN 
a := a + x ; 
END;
State2 
State1 ?input(x) 
!ok 
a := a + x; 
[ x > 0] 
Fig.2 – Example of an A-EIOLTS transition
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The hierarchical module structure is limited to a flat structure with only communicating 
controllers at the lowest level. Each module is composed with the declaration of I/O 
messages and variables, the list of nodes of the automata and of course the list of transitions 
between these nodes (see Fig.2 for an example of an A-EIOLTS transition). 
The following restrictions apply as well: 
• Communications between modules are limited to synchronous rendezvous, 
• Multiple rendezvous are not allowed: a rendezvous must entail only two automata (or 
modules, sender and recipient; neither multiple recipients nor broadcasting of messages 
are supported). 
When the recipient for a message is a module, OUTPUT instructions lock their module until a 
rendezvous occurs, if any. On the other hand, a message sent to the environment or received 
from the environment is considered sent asynchronously and therefore non-blocking. Since 
rendezvous must include only two modules, at a given time, a module can send only one 
message to another module. 
Since outputs are locking, it is no longer possible to follow the semantics of extended 
transition systems. In extended transition systems, you can send a message within the actions 
of a transition, those actions being no longer limited to assignments. To reproduce this 
semantics, it is necessary to create intermediary states. Thus, fusion of the controllers 
becomes statically computable, the rendezvous no longer depending on the actions. 
Variable management is performed in the transition’s body, using level 0 PASCAL 
instructions. The actions that can be specified on a transition are restricted to the following 
set:
• Variables, for instance X, Y, …
• Functions: +|-|OR|AND|… (operators)
0|1|…|TRUE| (constants)
• Expressions: X:=E (assignments) 
   C;C’.(sequencing) 
  IF E THEN C;ELSE C’(conditional test)
Nevertheless, it is important to note that this subset allows a user to express any complex 
instruction.
Guards (‘PROVIDED’) are of logic type, but notice that temporal guards have been added in 
order to validate SDL specifications [8]. 
Global variables must be avoided as much as possible, due to a particularly important risk of 
combinatorial explosion. Note that the use of global variables is groundless from a 
behavioral standpoint. 
2.4 Defining a restricted UML state machine 
We define a restricted UML state machine (or simplified UML), which is a restriction of 
the set of UML concepts related to state machines. Any state machine can be converted into 
this subset, without modifying the semantics. 
To be easily translatable to A-EIOLTS, the restricted UML must be of similar complexity. 
Thus only simple states and simple transitions are supported. The event-handling mechanism 
for UML state machines is linked to UML objects, and cannot be changed. Therefore, like 
simple states and transitions, the event-handling mechanism is a fundamental element of 
UML semantics and is kept in the semantics of restricted UML. 
In the UML specification, a call event represents the reception of a request to synchronously 
invoke a specific operation. A-EIOLTS only supports one call event per transition. Actions 
to be executed on a transition can only consist of one action, of type CallEvent. It would 
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have been possible to add operation calls towards the environment, but we keep things 
simple by allowing only one operation call per transition, thus suppressing the need to 
discriminate between operation call recipients. Note that an object calling one of its own 
operations is considered as a CallEvent. 
According to the restrictions of A-EIOLTS, it is not possible for an output to be part of the 
A-EIOLTS transition’s actions. One direct consequence is that a CallEvent cannot be the 
result of a conditional expression inside the actions of the UML transition. 
Moreover, AGATHA always sends the OUTPUT message first, and then executes the action. 
This prevents a message from being sent after several actions took place (in particular, the 
parameters of the message will not depend on the actions in those transitions). In short, 
restricted UML only allows either one CallEvent OR (exclusive) a series of assignments
(see Fig.3 for an illustration of accepted transition). 
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Fig.3 – A simple transition with its label 
Finally, restricted UML is defined by the following rules: 
• Only simple states are supported (no composite states), 
• Only simple transitions are accepted (no pseudo-state except the initial pseudo-state), 
• Actions are accepted only on transitions (no activity, no entry and no exit actions on 
states),
• No Call Action within a conditional test (IF-THEN-ELSE), 
• Actions on a transition are either one single CallAction or (exclusively) a series of 
assignments and conditional tests separated by semicolons (“;”).
UML active objects or A-EIOLTS modules are executed concurrently in an asynchronous 
manner. But for UML active objects communication is asynchronous and for A-EIOLTS 
sending a message blocks the source module until the message is received by the target 
module (synchronous rendezvous). Therefore, the mechanisms involved in UML event 
processing are translated precisely into an A-EIOLTS description, in order to get the same 
communication semantics. In the next subsection we introduce the translation of this 
mechanism and then we introduce the concept of execution models, which is related to the 
way translation must be carried out. 
2.5 Splitting the objects 
According to the UML specification (OMG-UML V1.3, §2.12.4 – Semantics), a state 
machine (which can be used to model the behavior of an active object) is composed of three 
elements: one structural element and two processing elements. 
UML gives this representation as an example only, noting that any other mechanisms 
achieving the same semantics would be conformant to the specification. But this example is 
very close to what A-EIOLTS enables, and so is our implementation . 
The three elements are defined as follows: 
• An event queue that holds incoming events instances until they are dispatched; 
• An event dispatcher mechanism that selects and de-queues event instances from the 
event queue for processing; 
• An event processor that processes dispatched event instances according to the general 
semantics of UML state machines and the specific form of the state machine in 
question; because of this, the UML specification calls it the “state machine”.
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Therefore we naturally attach two A-EIOLTS modules for each UML active object: 
• The first module is the event processor. Its A-EIOLTS specification is globally similar 
to the corresponding state machine, even if a close view will reveal minor changes 
(transitions split into several smaller transitions, additional states, added control 
messages, etc…). The event processor knows about the behavior of a given active 
object, its states and its transitions. 
• The second module is the event dispatcher, which implements asynchronous 
communications on top of A-EIOLTS’s synchronous rendezvous model. The event 
dispatcher must be ready at any time to receive events from any source, even if the event 
processor is not ready to handle them because it is already processing another message. 
In order to store the events it receives, the event dispatcher has to implement the event
queue inside its module. The event dispatcher does not know the structure of the state 
machine; on the other hand it knows which events the event processor may receive, 
although it does not know when it may receive them. 
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Fig. 4 – Decomposition of a UML active object into two A-EIOLTS modules 
The first execution model that has been implemented includes a First-In First-Out queue (see 
Fig. 4 for an overview of this decomposition). This decomposition corresponds to the 
structure proposed by the UML standard. The event dispatcher receives all the events. If the 
event processor is busy, the dispatcher stores the event for later processing; otherwise the 
event is transferred directly to the processor. 
Therefore, the event dispatcher acts as an input interface for the active objects. Outputs, on 
the other hand, are sent directly by the event processor to the other active objects. In the case 
when the event processor must send an event to itself, it will in fact send it to its dispatcher, 
just as if it were another active object.
2.6 The Execution Models 
UML restrictions impose the sketch lines of event handling, but many of the details are left 
to the implementor’s discretion. Since our goal is to analyze the precise behavior of a system, 
we must impose the precise details of the execution model. 
Details described in such execution models include, but will not be limited to, the handling 
of events. The event dispatcher will gain modularity if seen as a black box. We try to stick 
with this view as much as possible, although we initially use a FIFO list for our dispatcher. 
“The processing of a single event by a state machine is known as a run-to-completion step. 
Before commencing on a run-to-completion step, a state machine is in a stable state 
configuration with all actions (but not necessarily activities) completed. The same conditions 
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apply after the run-to-completion step is completed. Thus, an event will never be processed 
while the state machine is in some intermediate and inconsistent situation. The run-to-
completion set is the passage between two state configurations of the state machine.”
(OMG-UML V1.3, §2.12.4.7)
The meaning of this is that an active object only processes one event at a time. It can, though, 
receive other events during that time and store them for later processing. 
While the event processor is handling an event, it cannot process another one: the event 
dispatcher will queue any incoming events. All incoming events targeted at the processor 
will pass through the event dispatcher first, so the processor will never receive incoming 
events from something else than its dispatcher. Therefore, the dispatcher knows with 
certainty when the processor enters the RTC step, because it has just sent the corresponding 
event. Now, if we provide a way for the event processor to tell the dispatcher that it leaves
the RTC step, the dispatcher will have reliable knowledge of when the processor is busy and 
when it is ready (idle and ready to receive an event). 
From that model we can define a generic state machine for an event dispatcher. The 
dispatcher shown in Fig.5 uses a variable to store the type of message from transition to 
transition.
A specification containing unexpected and/or erroneous behaviors may lead to the flooding 
of an event dispatcher. Such flooding will be explored virtually ad infinitum, by a test 
generator toolset. For that reason, we add another safeguard by limiting the size of the 
FIFOs. When a dispatcher’s FIFO is full, the dispatcher will deadlock. This way the 
execution path will be signaled as faulty. 
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Fig.5 – Generic dispatcher with two possible events 
2.7 Transitions and availability 
Splitting transitions in the event processor will not really change the semantics of execution. 
In fact, it will even enhance the simulation. Consider, for instance, that Object 1 sends two 
events (a, b) to Object 3, and Object 2 also sends one event (c) to Object 3. The apparent 
randomness of task scheduling can change the exact order in which Object 3 will receive the 
events (c, a, b / a, b, c / a, c, b). The third case, in order to be simulated by a test 
generator, requires that a and b be sent on different transitions (and this is forced in A-
EIOLTS, only one Rendezvous per transition). In fact, the apparently burdensome 
restrictions of A-EIOLTS concerning the sending and receiving of events have positive 
impact, since the forking of execution paths will often come from such reordering of events. 
The event dispatcher has a duty towards all the event processors: it must always be ready to 
receive an event. But even the event dispatcher needs some time to store, restore or send an 
event; during that time it is not available. There also are other considerations about exactly 
what type of communications occurs between active objects. For this reason, it is very 
common that event queuing and dispatching operations be executed in a critical section. A 
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critical section is a section where a thread has exclusive and absolute priority over all 
threads in a set of threads, a section of execution that will not be interrupted until it ends. 
In the case of queuing and dispatching of messages, the set of threads is the whole system, 
and such operations are considered globally atomic. 
2.8 Generic event processor 
As explained earlier, the event processor does not need to be able to receive messages at any 
time, the dispatcher takes care of that aspect. On the other hand, the processor knows what 
state the object is in, and what events it may receive. We shall build a generic event 
processor in several steps. As an example, consider the UML statechart diagram in Fig.6: 
0HVVDJH2!0HVVDJH
0HVVDJH!0HVVDJH
StateOne StateTwo 
Fig.6 – Sample UML statechart diagram 
Now let us translate this into a simple A-EIOLTS statechart diagram. The first problem is 
that the dispatcher does not know what the processor is ready to receive, which means that if 
an unexpected message arrives, the event dispatcher will still transmit it to the processor. 
Indeed, the dispatcher will try to send a message the processor will never receive, since it 
will be waiting forever for the dispatcher to send another message. 
It might be interesting for the dispatcher to know that the active object did not change states. 
In fact, it is interesting for the handling of deferred events, which will be explained further 
below. To distinguish between messages that make the state machine change states (or, more 
precisely, that change states or perform an external self-transition), and messages that do not, 
the event processor will return either MsgProcessed on state change (or external self-
transition), or MsgAck for messages that do not cause state change (internal transitions). 
Now we can write our new event dispatcher (see Fig.7). This one will not deadlock when the 
dispatcher sends an unexpected message. Note that the event dispatcher should be changed 
accordingly to handle the new MsgAck callback, however, for the moment, we will not 
detail it: the only necessary modification, at this point, is to duplicate all transitions that have 
MsgProcessed as trigger event, creating a twin transition with exactly the same clauses 
but triggered on MsgAck.
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Fig.7 – Event processor capable of handling unexpected events 
2.9 Deferred events and parameters 
UML includes a notion that is not present in A-EIOLTS: deferred events. For a particular 
state, it is possible to specify that, although a particular event may not be handled in that 
state, the object must retain this event. When the state changes (or when an external self-
transition is fired), the deferred event is examined again. If, in this new state, the event 
cannot be handled, the deferred event is consumed without side effect; if it is handled, the 
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corresponding transition is fired. If the event is again deferred, it is stored again for later use, 
and so on. 
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Fig.8 – Theoretical implementation of a FIFO with improved deferred event handling 
When the processor consumes an event, deferred or regular, without leaving the state, it is 
pointless to try again the first events of the queue that were not eligible. Not only so, but if a 
new deferred event is added while the state machine is in a particular state, it will not be able 
to fire a transition at least until the next state change. For this reason, we can define an 
iterator that will “remember” the next event to be processed (see Fig.8). 
Upon each state change, the iterator will be reset to the head of the FIFO, conforming to the 
fact that deferred events have priority. If the iterator reaches the first regular event, it will not 
go further since there will always be an event in that slot ready to be transmitted to the 
processor, unless all the non-deferred events have all been processed. 
Until now, we have always considered simple events with no parameters, but it may be 
comfortable for a user to be able to send messages with parameters. Storing parameters in a 
FIFO is easy. Instead of pushing only the message ID, we push the message ID and all its 
parameters. When a message has to be popped, the first POP operation will retrieve the 
message ID. The dispatcher will therefore know how many parameters follow in the FIFO 
and will immediately pop them out.
2.10 About implementation 
The generator has been developed using Objecteering’s UML Profile Builder. The profile 
builder allows the user to extend the capabilities of Objecteering, by either using standard 
UML extension mechanisms (stereotypes, tagged values…) or adding behavior using the J 
language. 
J is a programming language specific to Objecteering. The main feature of the J language is 
its ability to navigate the meta-model: the model of the current project is available in memory 
and navigable according to Objecteering’s meta-model, which is very close to the standard 
UML meta-model. 
3 The AGATHA kernel 
After presenting the transcription from our UML models to A-EIOLTS, we describe in this 
section the main principles that AGATHA is based upon, and that keep the combinatorial 
explosion problem at bay. We shall see how AGATHA uses different academic techniques in 
order to compute the behaviors of the system. 
3.1 AGATHA positioning 
There exist several ways to validate systems specifications. A first one consists in theorem 
proving and model checking [9]. These kinds of techniques have proved successful for the 
validation of critical parts of systems. But two major drawbacks to these techniques remain: 
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the combinatorial explosion due to variable domains, for the model checking; and a need for 
high-level skills from the developer –who must be aware of formal methods fundamentals–
for theorem proving. 
Automatic test generation is another way to tackle the problem of systems validation. 
Conformance testing is the most well-known part of this domain. Though AGATHA is able 
to generate tests for the implementation, discussion of this feature falls beyond the scope of 
this paper. Our first purpose is to validate the specification itself, and by the way generate 
tests in order to simulate them in the specification. 
Most validation tools use enumerative techniques and are therefore limited by the 
combinatorial explosion problem when trying to exhaustively identify the execution tree of a 
system. Several validation tools focus verification on particular aspects: test purpose [10], 
temporal properties [11], etc…
The solution we wanted to build into AGATHA is an exhaustive symbolic path coverage. 
Notice that this criterion will help, in the future, using AGATHA for verification. If we want 
to demonstrate the truthfulness of a property on a specification, because of the exhaustivity 
obtained with AGATHA we just have to demonstrate it on the obtained paths. 
The following subsections are an overview of the different academic techniques used in 
AGATHA in order to reach this exhaustive path coverage. 
3.2 Main principle: symbolic execution 
AGATHA uses “symbolic execution” as defined by [12], [13], [14]. The major drawback of 
numeric techniques is the combinatorial explosion due to variable domains. These domains 
can be huge, sometimes even infinite. Symbolic calculus allows the handling of such 
domains because computing all the behaviors is not equivalent to trying all the possible 
values for inputs. Instead of giving values for inputs, they keep their status of symbol all 
execution long. 
So each behavior no longer depends on the result of a calculus being completely performed 
but on an expression representing constraints on the variables being denoted by the symbols 
of entries. Each transition fired from a point of the execution adds a new constraint on the 
variables. The entire constraint, at any point of the execution, is called "path condition".
First, a short comparison between a symbolic state and a numeric state: a numeric state is 
defined by the state in the automata and by the numerical values of the variables, as opposed 
to a symbolic state, which is defined by the state, the symbolic values of the variables and the 
path condition (see Figure 9 for a short example). 
Consider the transition in Fig. 2: 
TRANS 
FROM state1 
TO state2 
WHEN input(x) 
PROVIDED x > 0 
OUPTUT ok 
BEGIN 
a := a + x ; 
END;
For the initial state: 
Numeric State = (s1, 0) for a0 = 0 
Symbolic State = (s1, a0, true) that includes (s1, 0) 
For the final state: 
Numeric State = (s2, 1) for x = 1 
Symbolic State = (s2, a0 + x, x >0) that includes (s2, 1) 
Fig.9 – Comparison between numeric and symbolic
A symbolic state may represent an infinite set of numeric states. The execution tree that is 
the result of AGATHA calculus is a finite tree of symbolic states. Because AGATHA is 
exhaustive and strives to be minimal, we want the execution tree to be as short as possible. 
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Now if we want to detect as many redundant paths as possible we need to use reduction 
procedures.
3.3 Reduction procedures 
The construction of the execution tree is subordinate to reduction procedures in order to 
eliminate as many redundant paths as possible with the following tactics: 
• Cut "empty" path conditions when detected both from a Boolean criteria or polyhedral 
criteria. We use Presburger tools and theorem provers to achieve that. 
• Avoid computation of a path deductible from another modulo a interleaving detection 
less sophisticated than in [15]: an internal transition without any temporal constraint 
with other transitions. 
• Compute comparison procedures for each symbolic node and refer to an already 
existing symbolic. 
The n-tuple of a symbolic node is the list of the actual control node for each of the n 
concurrent modules. These three reduction procedures are necessary to avoid the state 
explosion problem. We use several different heuristics to compute comparison procedures 
for each symbolic node: 
• ControlNode procedure: two symbolic nodes are equivalent if the two n-tuple of control 
nodes are equal. 
• Inclusion procedure: two symbolic nodes are equivalent if their n-tuple are equal and if 
the variables domains of one are included in the other. 
• Equality procedure: two symbolic nodes are equivalent if their n-tuple are equal and if 
their variables domains are equal. 
But it is sometimes also useful to introduce abstractions to reduce complexity. We currently 
work on automating several different abstractions. It is important to notice that in many 
specifications, there is no human intervention to abstract or to adapt the specification and 
obtain the results. With an abstract model of the specification, the AGATHA calculus always 
terminates and therefore the obtained execution graph is exhaustive.
3.4 Simplification procedures 
The deeper a point of execution, the bigger the expression representing its path condition. 
Symbolic expressions of variables may also rapidly grow. That is why a simplification 
procedure must be applied "on the fly" in order to shorten expressions and detect useless 
paths [16]. 
As of today we use a simplifier based on rewriting techniques. The rewriting engine is Brute 
[17], Brute is a part of the CafeOBJ toolset. The rewriting rules file of AGATHA is actually 
composed of more than three hundred rules. These rules allow both to maintain symbolic 
expressions within a reasonable size range, and to obtain normal forms for the expressions, 
easing the comparison between expressions needed in algorithms such as comparison 
procedures.
We also use a polyhedric tool, Omega [18], in order to compute the inclusion and equality 
procedures. Using this tool we are able to compare variables domains of two symbolic nodes.
3.5 Composition 
The symbolic execution process is performed on one module, but the global application 
(historically AGATHA was designed to validate concurrent embedded systems) is generally 
composed of many, so they have to be merged. 
There are two possible ways to merge modules. The first solution is to use the composition 
introduced by Milner [19]. The global module is made out of the transitions of its 
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components, except those that are synchronized by a rendezvous, which are replaced by an 
equivalent transition obtained by eliminating the exchanged parameter. 
The other solution is to compute the symbolic execution on each module first and then merge 
the results to obtain the global application behavior. The major benefit of this latter approach 
is the parallelization of the calculus: execution trees for each module can be computed 
separately. 
At the moment only the first solution is implemented in AGATHA. The second option will 
be integrated soon. But it is already possible to compute the execution tree on a subset of 
selected modules of the specification. All the unselected modules are considered as the 
environment, messages from these modules can occur in all the possible orderings with free 
parameters. 
3.6 Constraints solvers 
Once the execution tree is computed, the whole behavior of the system is exhibited. 
Livelocks and deadlocks are visible. We use the DaVinci [20] graphical interface to 
represent the execution tree. A constraints solver may then be used to get the appropriate 
values for symbolic variables satisfying path conditions and generate numerical test input 
sequences. AGATHA can use two different constraints solvers: the Presburger tool Omega 
or Con’Flex [21]. We elect to generate one numeric test for each symbolic test. Each 
symbolic test represents a equivalence class of  numeric tests, the constraints solver compute 
only one solution for each path condition. In the case of a UML specification the format of 
this numeric test is a sequence chart diagram. 
4 Examples 
In this section, we present a “toy” example to illustrate the validation and especially the 
automatic test generation for restricted UML diagrams within the AGATHA toolset. 
4.1 The Elevator 
We define a simple version of an elevator specification. We define three classes: one for 
recording stages asked by the user, one for managing the engine of the elevator and one for 
managing the elevator and the interactions between the stage recorder and the engine 
manager. We also define two actors that represent external systems: the user and the elevator 
itself. So we design the class diagram as shown in Fig.10. 
/StageRecord_1:StageRecord /LiftManager_1:LiftManager
/EngineManager_1:EngineManager
/User_1:User
/Engine_1:Engine
call 
button 
ack 
movement_order 
engine_control 
init_stage 
reached_stage 
asked_stage 
departure 
stopped_cabine 
crossed_stage 
init_engine 
LiftManager 
current_stage:integer 
asked_floor:integer 
initial_stage:integer 
asked_stage(x:integer) 
ack() 
crossed_stage(x:integer) 
stopped_cabine() 
departure(x:integer) 
StageRecord 
ask_stage:integer 
call(x:integer) 
reached_stage() 
init_stage() 
EngineManager 
direction:{up, down, stop} 
movement_order(x: :{up, down, stop}) 
init_engine() 
User 
button(x:integer) 
Engine 
engine_control(x:integer
1 * 
1
1 1
1
1 1 
1
1
Fig.10 – Class diagram and collaboration diagram 
Moreover and as we said before, we need a collaboration diagram for highlighting the 
different interactions between classes and external systems (see Fig.10 too). 
For each class we build a state machine that defines the behavior (see Fig.11 and Fig.12). 
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movement_order[x=stop] Init 
Idle 
Occupy 
/asked_stage:=0; 
call/asked_stage:=x;
User_1->button(asked_stage);
LiftManager_1->asked_stage(asked_stage);
reached_stage 
init_stage 
Off 
On 
movement_order[x<>stop]/direction:=x;
LiftManager_1->ack();
Engine_1->engine_control(direction);
direction:=stop; 
movement_order[x=stop]/direction:=x; 
LiftManager_1->ack(); 
Engine_1->engine_control(direction); 
movement_order[x<>stop]/direction:=x;LiftManager_1->ack(); 
Init 
init_engine 
Fig.11 - State machines for the stage recorder (left) and the engine manager (right) 
Wait 
departure/StageRecord_1->init_stage(); 
EngineManager_1->init_engine();initial_stage:=x; 
current_stage:=initial_stage;asked_floor:=initial_stage; 
Wait_ack_on 
asked_stage[x>current_stage]/
EngineManager_1->movement_order(up);
asked_floor:=x;
asked_stage[x<current_stage]/ 
EngineManager_1->movement_order(down); 
asked_floor:=x; 
On ack 
Wait_ack_stop 
crossed_stage[x<>asked_floor]/ 
current_stage:=asked_floor; 
crossed_stage[x=asked_floor]/current_stage:=asked_floor; 
EngineManager_1->movement_order(stop); 
Stop 
ack 
stopped_cabine/StageRecord_1->reached_stage(); 
asked_stage[x=current_stage]
Init 
Fig.12 – State machine of the lift manager 
4.2 Running the toolset 
The AGATHA toolset works with three main steps: the translation of the UML specification 
into the A-EIOLTS formalism, the generation of the symbolic test cases and the translation 
of these symbolic test cases into UML sequence diagrams. 
4.2.1 Translation 
The translation of the UML specification into the A-EIOLTS begins with splitting the initial 
model. With this first-level translator, composed transitions are split into several transitions. 
As an example for the stage recorder, the transition between Idle and Occupy is split in 3 
sub-transitions with two new states (see Fig.13). 
Init 
Idle 
Occupy 
/asked_stage:=0; 
call/asked_stage:=x; reached_stage 
init_stage 
S2 
« Internal »
User_1->button(asked_stage); LiftManager_1->asked_stage(asked_stage); 
S1 
« Internal »
Fig.13 – Split statemachine for the stage recorder 
The state machine flattened in a simple diagram can be easily translated in A-EIOLTS 
formalism. This makes certain transitions atomic and enables more precise analysis of the 
specification.
The second translator generates the model using an A-EIOLTS formalism. Each class is 
mirrored by two A-EIOLTS modules: one corresponding to UML’s event processor (close to 
the state machine) and one corresponding to UML’s event dispatcher.
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4.2.2 Generation of symbolic test cases 
The tool computes a symbolic execution tree from the A-EIOLTS specification and each path 
of this tree represents a symbolic test case. 
In this example, let us look closer on the construction of the  symbolic tree (see Fig.14). For 
each symbolic state of the tree we provide the value of variables as a 5-tuple : 
[StageRecord.asked_stage, LiftManager.current_stage, LiftManager.asked_floor, 
LiftManager.initial_stage, EngineManager.direction] and we provide the conjunction of all 
encountered guards (also called path condition). 
The symbolic execution tree begins with the initial state of each state machine: Init, Init, Init,
the 5-tuple is equal to [0,$,$,$,stop] where $ represents a non-affected variable and the path 
condition (PC) is equal to TRUE. This $ value identifies variables that are used without 
being initialized before. 
The first fireable transition is from Init to Wait of the lift manager state machine. This 
transition waits for an external message (departure) from the engine that initializes the 
elevator and the initial stage. Then events are sent to initialize the stage recorder 
(StageRecord_1->init_stage()) and the engine manager (EngineManager_1->init_engine()).
The 5-tuple is equal to [0,departure_1,departure_1,departure_1,stop] where departure_1
represents the value received by the message and the PC remains TRUE. 
At each step, the tool computes all the fireable transitions and, for each case, the 5-tuple and 
the PC. 
For each computation, the tool compares the new symbolic state with the symbolic states 
already computed. If the control nodes are the same, domains of variables are compared. If 
there exists a numeric 5-tuple that verifies the constraints of the new symbolic state but not 
the constraints of the old symbolic state, then computing continues else it stops. For example, 
in symbolic state #9 Occupy, On, On, the 5-tuple is equal to 
[call_1,departure_1,asked_stage_1,departure_1,up] with the PC equal to 
departure_1>asked_stage_1. If the tool selects the transition from On to On of the lift 
manager, then the new symbolic state corresponds to #10 Occupy, On, On, the 5-tuple is 
equal to [call_1 ,crossed_stage_1, asked_stage_1, departure_1, up] with the PC equal to 
departure_1>asked_stage_1 AND crossed_stage_1<>asked_stage_1. The control nodes are 
identical but the 5-tuple [2, 1, 2, 0, up] verifies [call_1, crossed_stage_1, asked_stage_1, 
departure_1, up] but not [call_1, departure_1, asked_stage_1, departure_1, up] because 
current_stage=1 is different from initial_stage=0. The tool continues execution and fires the 
same transition. The symbolic state corresponds to #12 Occupy, On, On, the 5-tuple is equal 
to [call_1, crossed_stage_2, asked_stage_1, departure_1, up] and the PC is equal to 
departure_1>asked_stage_1 AND crossed_stage_1<>asked_stage_1 AND 
crossed_stage_2<>asked_stage_1. That time domains of variables are included and all 
solutions that verify the first 5-tuple verify the second. The execution stops and the symbolic 
state is mapped to state #10. 
Let us focus on state #5. The state corresponds to Occupy, Wait, Off, the 5-tuple is equal to 
[call_1, departure_1, departure_1, departure_1, stop] with the PC equal to TRUE. The tool 
can fire the transition of the lift manager from Wait to Wait, the new state is Occupy, On, On,
the 5-tuple remains the same the PC equal to call_1=departure_1. If we look at the state 
machines ,we can see that there is no more fireable transition. In fact, the stage recorder, in 
state Occupy, waits for the reached_stage message; the lift manager, in state Wait, waits for 
the asked_stage message; and the engine manager, in state Off, waits for the 
movement_order message. None of these messages can be sent and the system is blocked. 
The tool detects a deadlock. 
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Also note that the path condition of state #8 has been simplified. In fact the value of the PC 
is departure_1>asked_stage_1 AND up<>stop, but by definition up<>stop. Thanks to 
rewriting rules the path condition is simplified. 
On the symbolic execution tree AGATHA can also detect some dead code like the loop on 
the state On of the engine manager. That transition is never used in each path of the symbolic 
tree and so this transition is unreachable.
#1 : Init, Init, Init 
[0,$,$,$,stop] TRUE
#2 : Init, Wait, Init 
[0,departure_1,departure_1,departure_1,stop] TRUE 
#16 : Init, Wait, Off 
[0,departure_1,departure_1,departure_1,stop] TRUE
#3 : Idle, Wait, Init 
[0,departure_1,departure_1,departure_1,stop] TRUE 
#4 : Idle, Wait, Off 
[0,departure_1,departure_1,departure_1,stop] TRUE 
#5 : Occupy, Wait, Off 
[call_1,departure_1,departure_1,departure_1,stop] TRUE 
#7 : Occupy, Wait_ack_on, Off 
[call_1,departure_1,asked_stage_1,departure_1,stop] 
departure_1>asked_stage_1 
#6 : Occupy, Wait, Off 
[call_1,departure_1,departure_1,departure_1,stop] 
call_1=departure_1 
#15 : Occupy, Wait_ack_on, Off 
[0,departure_1,asked_stage_1,departure_1,stop] 
departure_1<asked_stage_1 
#8 : Occupy, Wait_ack_on, On
[call_1,departure_1,asked_stage_1,departure_1,up]
departure_1>asked_stage_1 
#9 : Occupy, On, On 
[call_1,departure_1,asked_stage_1,departure_1,up] 
departure_1>asked_stage_1 
#10 : Occupy, On, On 
[call_1,crossed_stage_1,asked_stage_1,departure_1,up] 
departure_1>asked_stage_1 AND crossed_stage_1<>asked_stage_1
#10 : Occupy, On, On 
[call_1,crossed_stage_2,asked_stage_1,departure_1,up] 
departure_1>asked_stage_1 AND crossed_stage_1<>asked_stage_1 AND crossed_stage_2<>asked_stage_1
#11 : Occupy, Wait_ack_stop, On 
[call_1,crossed_stage_1,asked_stage_1,departure_1,up] 
departure_1>asked_stage_1 AND cossed_stage_1=asked_stage_1
#12 : Occupy, Wait_ack_stop, Off 
[call_1,crossed_stage_1,asked_stage_1,departure_1,stop]
departure_1>asked_stage_1 AND crossed_stage_1=asked_stage_1 
#13 : Occupy, Stop, Off 
[call_1,crossed_stage_1,asked_stage_1,departure_1,stop] 
departure_1>asked_stage_1 AND crossed_stage_1=asked_stage_1 
#14 : Occupy, Wait, Off 
[call_1,crossed_stage_1,asked_stage_1,departure_1,stop] 
departure_1>asked_stage_1 AND crossed_stage_1=asked_stage_1 
Fig.14 – Symbolic execution tree
4.2.3 Results 
The tool provides the symbolic execution tree. Each path of the tree corresponds to a 
symbolic test case and each symbolic test case is translated into an UML sequence diagram. 
On these sequence diagrams, the messages exchanged by the system appear. For our 
example, AGATHA computes a symbolic execution with twelve paths. For the first path, the 
first symbolic state corresponds to Init, Init, Init and the second corresponds to Init, Wait, 
Init. The lift manager received the departure message and then sent the init_stage message 
the stage recorder and the init_engine message to the engine recorder. The third symbolic 
state corresponds to Idle, Wait, Off. The stage recorder received the init_stage message. The 
fourth symbolic state corresponds to Occupy, Wait, Off. The stage recorder received the call
message and sent the button message to the user. And so on until the path ends (see Fig.15). 
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In this example, we have just presented a symbolic test case. For each symbolic path the 
AGATHA toolset generates a symbolic sequence diagram. On each sequence diagram you 
can generate at least one instantiation of the symbolic test case and then obtain numeric 
variables for parameters of call events. For the first path of our example, the 5-tuple is equal 
to [call_1, departure_1, departure_1, departure_1, stop] with the PC equal to 
call_1=departure_1. A numeric solution can be [1, 1, 1, 1, stop]. 
/StageRecord_1 /EngineControler_1
/Engine_1
departure 
init_stage 
call 
button 
asked_stage 
treatment of 
asked_stage 
/LiftManager_1
/User_1
init_engine 
Fig.15 – Sequence diagram for the first path 
We obtain these numeric sequence diagrams by using a constraints solver. Note that these 
tests can be useful for the future implementation. 
4.3 Industrial example 
Our team also participates in a European project, AIT-WOODDES. The main goal of this 
project is to deliver an environment for the design of embedded systems. In that context we 
work with the industrial PSA on an embedded navigation system for cars and we 
automatically generate a set of tests for this specification with our toolset. 
5 Conclusions and perspectives 
In this article we have described our toolset associated with the semantics of UML 
statecharts, allowing software developers to validate UML specifications. We have presented 
our tool, based on the AGATHA system, which is transparent for the user and definitely 
user-oriented. Indeed the user drives all of the validation process. 
Furthermore the generated tests produce an exhaustive path coverage by using a melting-pot 
of formal techniques. The toolset also detects several types of deadlocks, livelocks and 
conception errors; it can create instantiated tests with the help of a constraints solver, not 
only on simple specifications but also on specifications of real industrial concurrent 
embedded systems. 
Our tool is used as part of the AIT-WOODDES European project that aims at developing a 
full software workshop based on UML and targeting automotive embedded systems. The 
AGATHA system is also involved in projects with SDL specifications for aerospace 
applications with EADS. A version for statecharts [22] of STATEMATE is currently 
developed for PSA for embedded car system specifications [23]. The AGATHA system was 
also used with ESTELLE industrial specifications for EDF [24]. 
Our tool, in particular the UML translator, should be enhanced with all the power of the 
UML standard such as the notion of hierarchy in statechart diagrams. Usually to specify a 
system with UML a developer starts with the definition of some sequence diagrams. We can 
add a functionality that allows testing whether these sequence diagrams are compatible with 
the set of sequence diagrams computed by AGATHA. 
Other applications are foreseen: enriching AGATHA with theorem proving –this should be 
made with backward symbolic execution– in order to prove properties about the system. We 
could also imagine connecting an existing model checker to AGATHA. For very large or 
complex systems AGATHA will also embed new automatic simplification procedures, not 
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working on generated expressions, but on the model itself, and based on abstraction 
principles. Finally, the possibly numerous generated numerical tests may exceed the capacity 
of an industrialist in terms of cost and time. With respect to criteria defined by the user, a 
selection of relevant tests will be performed, along with an estimate of their covering.
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